

APPLICABILITY TABLE

PRODUCT
CL865-DUAL
CL865-SC



1.4. Document Organization

This document contains the following chapters:

Chapter 1: “Introduction” provides a scope for this document, target audience, contact and support information, and text conventions.

Chapter 2: “General Product Description” gives an overview of the features of the product.

Chapter 3: “CL865 Mechanical Dimensions”

Chapter 4: “CL865 Module Connections” deals with the pin out configuration and layout.

Chapter 5: “Hardware Commands” How to operate on the module via hardware.

Chapter 6: “Power supply” Power supply requirements and general design rules.

Chapter 7: “Antenna” The antenna connection and board layout design are the most important parts in the full product design.

Chapter 8: “USB ports” The USB port on the Telit CL865 is the core of the interface between the module and OEM hardware

Chapter 9: “Serial ports” The serial port on the Telit CL865 is the core of the interface between the module and OEM hardware

Chapter 10: “Audio Section overview”

Chapter 11: “General Purpose I/O” How the general purpose I/O pads can be configured.

Chapter 12 “DAC and ADC Section” Deals with these two kind of converters.

Chapter 13: “Mounting the CL865 on your board” Recommendations and specifics on how to mount the module on the user’s board.

Chapter 14: “Packaging system” Recommendations and specifics on how the system is packaged.

Chapter 15: “Application Design Guide” Deals with the design of host system for download or upgrade.

Chapter 16: “Certifications and Conformity”

Chapter 17: “Safety Recommendations”


Chapter 18: “Document History” Holds all document changes



3. CL865 Mechanical Dimensions

The CL865 overall dimensions are:

Length:	24.4 mm
Width:	24.4 mm
Thickness:	2.45 mm
Weight	3 g



4. CL865 module connections

4.1. PIN-OUT

Pad	Signal	I/O	Function	Note	Type
USB					
18	USB_D+	I/O	USB differential Data (+)		
17	USB_D-	I/O	USB differential Data (-)		
16	USB_VBUS	AI	Power for the internal USB transceiver.		5V
RUIM card interface^(*NOTE)					
9	RUIMVCC	-	Reserved but applicable only to RUIM variant : Power supply for the RUIM		1,8 / 3V
10	RUIMRST	O	Reserved but applicable only to RUIM variant : RUIM Reset		1,8 / 3V
11	RUIMCLK	O	Reserved but applicable only to RUIM variant : RUIM Clock		1,8 / 3V
12	RUIMIO	I/O	Reserved but applicable only to RUIM variant : RUIM Data I/O		1,8 / 3V
X All GPIO can be program med	RUIMIN	I	Reserved but applicable only to RUIM variant : RUIM IN		CMOS 1.8V
Auxiliary UART					
44	RXD_AUX	I	Auxiliary UART (RX Data from DTE)		CMOS 1.8V
45	TXD_AUX	O	Auxiliary UART (TX Data to DTE)		CMOS 1.8V
Prog. / Data + HW Flow Control					
1	C109/DCD/GPO	O	Output for Data carrier detect signal (DCD) to DTE / GP output		CMOS 1.8V
2	C125/RING/GPO	O	Output for Ring indicator signal (RI) to DTE / GP output		CMOS 1.8V
3	C107/DSR/GPO	O	Output for Data set ready signal (DSR) to DTE / GP output		CMOS 1.8V
4	C108/DTR/GPI	I	Input for Data terminal ready signal (DTR) from DTE / GP input		CMOS 1.8V
5	C105/RTS/GPI	I	Input for Request to send signal (RTS) from DTE / GP input		CMOS 1.8V
6	C106/CTS/GPO	O	Output for Clear to send signal (CTS) to DTE / GP output		CMOS 1.8V
7	C103/TXD	I	Serial data input (TXD) from DTE		CMOS 1.8V
8	C104/RXD	O	Serial data output to DTE		CMOS 1.8V
DAC and ADC					
13	ADC_IN1	AI	Analog/Digital converter input		A/D
14	ADC_IN2	AI	Analog/Digital converter input		A/D
15	DAC_OUT	AO	Digital/Analog converter output		D/A
Miscellaneous Functions					
30	VRTC	I	RTC power		Power
47	RESET*	I	Hardware Unconditional Restart		Pull up to VBATT
43	V_AUX / PWRMON	O	1.8V stabilized output I _{max} =100mA		Power Out 1.8V





NOTE:

The following table is listing the main Pinout differences between the CL865 variants.

Product	BC0	BC10	BC1	Notes
CL865-DUAL	Yes	Yes	Yes	Reserved pads : 9, 10, 11, 12
CL865-SC	Yes	No	No	



NOTE:

If not used, almost all pins should be left disconnected. The only exceptions are the following pins:

Pad	signal	
38, 37	VBATT & VBATT_PA	
32, 33, 35, 36, 46	GND	
23	AGND	
7	C103/TXD	If not used should be connected to a Test Point
8	C104/RXD	If not used should be connected to a Test Point
5	C105/RTS	If not used should be connected to a Test Point
6	C106/CTS	If not used should be connected to a Test Point
43	V_AUX / PWRMON	
47	RESET*	
45	TXD_AUX	If not used should be connected to a Test Point
44	RXD_AUX	If not used should be connected to a Test Point
18	USB D+	If not used should be connected to a Test Point or an USB connector
17	USB D-	If not used should be connected to a Test Point or an USB connector
16	USB_VBUS	If not used should be connected to a Test Point or an USB connector



NOTE:


RTS must be connected to the GND (on the module side) if flow control is not used



4.2. PIN Layout

4.2.1. VQFN Pads Layout (CL865-DUAL)

TOP VIEW




NOTE:

The pins defined as NC/RFU shall be considered RESERVED and must not be connected to any pin in the application.



4.2.2.VQFN Pads Layout(CL865-SC)

TOP VIEW



NOTE:

The pins defined as NC/RFU shall be considered RESERVED and must not be connected to any pin in the application.





NOTE:


The power supply must be applied either at the same time on pins VBATT and VBATT_PA.



NOTE:


In order to prevent a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the CL865 when the module is powered OFF or during an ON/OFF transition.

A flow chart showing the AT commands managing procedure is displayed below:



5.2. Turning OFF the CL865

The following flow chart shows the proper turnoff procedure:



NOTE:



In order to prevent a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the CL865 when the module is powered OFF or during an ON/OFF transition.



6. Power Supply

The power supply circuitry and board layout are a very important part in the full product design and they strongly reflect on the product overall performance, hence read the requirements carefully and the guidelines that will follow for a proper design.

6.1. Power Supply Requirements

The external power supply must be connected to VBATT & VBATT_PA signals and must fulfill the following requirements:

POWER SUPPLY	
Nominal Supply Voltage	3.8 V
Normal Operating Voltage Range	3.4 V ~ 4.2 V
Extended Operating Voltage Range	3.4 V ~ 4.5 V



NOTE:

The Operating Voltage Range **MUST** never be exceeded. Special care must be taken when designing the application's power supply section to avoid having an excessive voltage drop.

If the voltage drop is exceeding the limits it could cause a Power Off of the module.

Behavior in the extended operating voltage range might deviate from 3GPP2 specification.



WARNING:

The Sudden power loss is never allowed during the modem normal operation. If interruption the program and erase operation through sudden power loss, They could be a cause of the device gets stuck.



6.2. Power Consumption

Current Consumption		
Mode	Average (mA)	Mode Description
Power off current (Typical)		140uA(* ¹)
Standby mode		No call in progress (slot cycle index=2)
AT+CFUN=1	31	Normal mode; full functionality of the module
AT+CFUN=4	28	Disabled TX and RX; modules is not registered on the network
AT+CFUN=5	1.5 (* ²)	CFUN=5 full functionality with power saving; Module registered on the network can receive incoming calls and SMS
Tx and Rx mode		A call in progress
Max Power Mode	680	CDMA 1x voice/data call

(*¹)The off current is the total supply current from the main battery with the XO regulator ON, 19.2MHz XO ON and others are OFF.

(*²) Standby current consumption depends on network configuration or module configuration. The current consumption value for CFUN=5 is measured under slot cycle index=2.




TIP:

The electrical design for the power supply should be made ensuring it will be capable of a peak current output of at least 1A.



An example of switching regulator with 12V input is in the below schematic:



6.3.4. Battery Source Power Supply Design Guidelines

The desired nominal output for the power supply is 3.8V and the maximum voltage allowed is 4.2V. A single 3.7V lithium-ion cell battery type is ideal to supply power to the Telit CL865 module.



WARNING:

The three cells Ni/Cd or Ni/MH 3.6 V Nom. battery types or 4V PB types **MUST NOT BE USED DIRECTLY** since their maximum voltage can rise over the absolute maximum voltage for the CL865 and damage it.



NOTE:

DON'T USE any Ni-Cd, Ni-MH, and Pb battery types directly connected with CL865. Their use can lead to overvoltage on the CL865 and damage it. USE ONLY Li-Ion battery types.

- A bypass low (usually a 100uF tantalum) ESR capacitor with adequate capacity must be provided in order to cut the current absorption peaks.
- Make sure the low ESR capacitor (usually a tantalum) is rated at least 10V.
- A protection diode must be inserted close to the power input in order to protect the CL865 module from power polarity inversions when connecting the battery.
- The battery capacity must be at least 500mAh in order to withstand the current peaks of 1A. The suggested battery capacity is from 500mAh to 1000mAh.



7.2. PCB Guidelines in case of FCC certification


In the case FCC certification is required for an application using CL865, according to FCC KDB 996369 for modular approval requirements, the transmission line has to be similar to that implemented on CL865 interface board and described in the following chapter.

7.2.1. Transmission line design

During the design of the CL865 interface board, the placement of components has been chosen properly, in order to keep the line length as short as possible, thus leading to lowest power losses possible. A Grounded Coplanar Waveguide (G-CPW) line has been chosen, since this kind of transmission line ensures good impedance control and can be implemented in an outer PCB layer as needed in this case. A SMA female connector has been used to feed the line.

The interface board is realized on a FR4, 4-layers PCB. Substrate material is characterized by relative permittivity $\epsilon_r = 4.6 \pm 0.4 @ 1 \text{ GHz}$, $\text{TanD} = 0.019 \div 0.026 @ 1 \text{ GHz}$.

A characteristic impedance of nearly 50Ω is achieved using trace width = 1.1 mm, clearance from coplanar ground plane = 0.3 mm each side. The line uses reference ground plane on layer 3, while copper is removed from layer 2 underneath the line. Height of trace above ground plane is 1.335 mm. Calculated characteristic impedance is 51.6Ω , estimated line loss is less than 0.1 dB. The line geometry is shown below:



10. Serial Port

The serial ports on the Telit CL865 are the interface between the module and OEM hardware.

2 serial ports are available on the module:

- Modem Serial Port 1 (Main)
- Modem Serial Port 2 (Auxiliary)

Several configurations can be designed for the serial port on the OEM hardware.

The most common are:

- RS232 PC comport
- Microcontroller UART@1.8V(Universal Asynchronous Receiver Transmit)
- Microcontroller UART@5V or other voltages different from 1.8V

Depending on the type of serial port on the OEM hardware, a level translator circuit may be needed to make the system work.

On the CL865 the ports are CMOS 1.8V.

The electrical characteristics of the serial port are explained in the following tables:

Absolute Maximum Ratings -Not Functional

Parameter	Min	Max
Input level on non-power pin with respect to ground	-0.3	+2.3V

Operating Range - Interface levels (1.8V CMOS)

Parameter	Min	Max
Input high level	1.5V	2.1 V
Input low level	0V	0.35V
Output high level	1.35V	1.8V
Output low level	0V	0.45V



10.1. Modem Serial Port 1

The serial port 1 on the CL865 is a +1.8V UART with all 7 RS232 signals. It differs from the PC-RS232 in the signal polarity (RS232 is reversed) and levels.

RS232 Pin #	Signal	CL865 Pad No.	Function	Usage
1	C109/DCD	1	Data Carrier Detect	Output from the CL865 that indicates the carrier presence
2	C104/RXD	8	Transmit line *see Note	Output transmit line of the CL865 UART
3	C103/TXD	7	Receive line *see Note	Input receive of the CL865 UART
4	C108/DTR	4	Data Terminal Ready	Input to the CL865 that controls the DTE READY condition
5	GND	-	-	GND
6	C107/DSR	3	Data Set Ready	Output from the CL865 that indicates the module is ready
7	C106/CTS	6	Request to Send	Output from the CL865 that controls the hardware flow control
8	C105/RTS	5	Clear to Send	Input to the CL865 that controls the hardware flow control
9	C125/RING	2	Ring Indicator	Output from the CL865 that indicates the incoming call condition

The following table shows the typical value (pulled inside the baseband chipset) and status for input lines in all module states:

Signal/State	OFF	RESET	ON	Power saving	PU tied to
TXD	unknown	Pull Down (21K~210K)	Pull Up (39K~390K)	Pull Up (39K~390K)	1.8V
RTS		Pull Down (21K~210K)			
DTR		Pull Up (39K~390K)			



NOTE:

According to V.24, RX/TX signal names are referred to the application side. Therefore, on the CL865 side these signals are on the opposite direction:

TXD on the application side will be connected to the receive line (here named C103/TXD)

RXD in the application side will be connected to the transmit line (here named C104/RXD)



10.2. Modem Serial Port 2

The secondary serial port on the CL865 is a CMOS 1.8V with only RX and TX signals.

The signals of the CL865 serial port are:

CL865 Pad No.	Signal	I/O	Function	Type
45	TXD_AUX	O	Auxiliary UART (TX data to DTE)	CMOS 1.8V
44	RXD_AUX	I	Auxiliary UART (RX data from DTE)	CMOS 1.8V



NOTE:

In order to avoid a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the CL865 when the module is powered off or during an ON/OFF transition.




11. Audio Section Overview


The Base Band Chip of the CL865 provides one input for audio to be transmitted (*Uplink*), that can be connected directly to a microphone or an audio source.

The bias for the microphone is already provided by the product; so the connection can be done in both following ways:

For more information refer to Telit document: “80000NT10007a Audio Settings Application Note “.


MIC connection






TIP: Since the J-FET transistor inside the microphone acts as RF-detector-amplifier, ask vendor for a microphone with anti-EMI capacitor (usually a 33pF or a 10pF capacitor placed across the output terminals inside the case).

LINE-IN connection



EAR connection



The audio output of the CL865 is balanced, this is helpful to double the level and to reject common mode (click and pop are common mode and therefore rejected). These outputs can drive directly a small loudspeaker with electrical impedance not lower than 32Ohm.



TIP: in order to get the maximum audio level at a given output voltage level (dBspl/Vrms), the following breaking through procedure can be used. Have the loudspeaker as close as you can to the listener (this simplify also the echo cancelling); choose the loudspeaker with the higher sensitivity (dBspl per W); choose loudspeakers with the impedance close to the limit, in order to feed more power inside the transducer (it increases the W/Vrms ratio). If this were not enough, an external amplifier should be used.



12. General Purpose I/O

The CL865 module is provided by a set of Digital Input / Output pins

Input pads can only be read; they report the digital value (high or low) present on the pad at the read time.

Output pads can only be written or queried and set the value of the pad output.

An alternate function pad is internally controlled by the CL865 firmware and acts depending on the function implemented.

The following GPIOs are available on the CL865:

Pad	Signal	I/O	Function	Type	Default State	Note
42	GPIO_01	I/O	Configurable GPIO	CMOS 1.8V	INPUT	Alternate function DVI_WA0
41	GPIO_02	I/O	Configurable GPIO	CMOS 1.8V	INPUT	Alternate function DVI_RX
40	GPIO_03	I/O	Configurable GPIO	CMOS 1.8V	INPUT	Alternate function DVI_TX
39	GPIO_04	I/O	Configurable GPIO	CMOS 1.8V	INPUT	Alternate function DVI_TX
29	GPIO_05	I/O	Configurable GPIO	CMOS 1.8V	INPUT	
28	GPIO_06	I/O	Configurable GPIO	CMOS 1.8V	INPUT	Alternate function ALARM
27	GPIO_07	I/O	Configurable GPIO	CMOS 1.8V	INPUT	Alternate function
26	GPIO_08	I/O	Configurable GPIO	CMOS 1.8V	INPUT	Alternate function STAT_LED



WARNING:

During power up the GPIOs may be subject to transient glitches.



12.1.GPIO Logic Levels

Where not specifically stated, all the interface circuits work at 1.8V CMOS logic levels.

The following table shows the logic level specifications used in the CL865 interface circuits:

Absolute Maximum Ratings -Not Functional

Parameter	Min	Max
Input level on any digital pin (CMOS 1.8) when on	-0.3V	+2.3V

Operating Range - Interface levels (1.8V CMOS)

Level	Min	Max
Input high level	1.5V	2.1V
Input low level	0V	0.35V
Output high level	1.35V	1.8V
Output low level	0V	0.45V

Current characteristics

Level	Typical
Output Current	2mA
Input Current	30uA

12.2.Using a GPIO Pad as Input

The GPIO pads, when used as inputs, can be connected to a digital output of another device and report its status, provided this device has interface levels compatible with the 1.8V CMOS levels of the GPIO.

If the digital output of the device to be connected with the GPIO input pad has interface levels different from the 1.8V CMOS, then it can be buffered with an open collector transistor with a 47K Ω pull-up resistor to 1.8V.



NOTE:

In order to avoid a back powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the module when it is powered OFF or during an ON/OFF transition.



12.6.RTC Bypass Output

The VRTC pin brings out the Real Time Clock supply but it is NOT separate from the rest of the digital part. So unlike other Telit's products, CL865 cannot support RTC function if VBATT is not supplied.

In summary in order to use RTC function with CL865 VBATT must be supplied from the application.

VRTC also supplies reference power to help CL865 check the time from SMPL (Sudden Momentary Power Loss).

So it is recommended as best practice to connect VRTC to a shunt capacitor (VRTC to GND) and the acceptable capacitor value is:

Parameter	Min
Keep-alive capacitor on Pad no. = 30	6.8uF



NOTE:

VBATT must be supplied in order to use RTC function.



NOTE:

It is recommended to add a keep-alive capacitor on VRTC.



WARNING:

NO devices must be powered from this pin.

12.7.VAUX/PWRMON Power Output

A regulated power supply output is provided in order to supply small devices from the module. This output is active when the module is ON and goes OFF when the module is shut down. The operating range characteristics of the supply are:

Operating Range – VAUX/PWRMON power supply

Parameter	Min	Typical	Max
Output voltage	1.77V	1.8V	1.83V
Output current			100mA
Output bypass capacitor (Inside the module)		2.2μF	



13. DAC and ADC Section

13.1.DAC converter

13.1.1. Description

The CL865 module provides a Digital to Analog Converter. The signal (named DAC_OUT) is available on pin 15 of the CL865 module.

The on board DAC is in the range from 0 to 1023. However, an external low-pass filter is necessary.

Parameter	Min	Max	Units
Voltage range (filtered)	0	1.8	Volt
Range	0	1023	Steps

The precision is 1023 steps, so since the maximum voltage is 1.8V, the integrated voltage could be calculated with the following formula:

Integrated output voltage = 1.8 * value / 1023

DAC_OUT line must be integrated (for example with a low band pass filter) in order to obtain an analog voltage.

13.1.2. Enabling DAC

An AT command is available to use the DAC function.

The command is: AT#DAC[=<enable>[,<value>]]

<value> - scale factor of the integrated output voltage (0..1023 ~ 10 bit precision)

it must be present if <enable>=1

Refer to SW User Guide or AT Commands Reference Guide for the full description of this function.



NOTE:

The DAC frequency is selected internally. D/A converter must not be used during POWERSAVING.




14. Mounting the CL865 on your Board

14.1.General

The CL865 modules have been designed to be compliant with a standard lead-free SMT process.

14.2.Module finishing & dimensions



Lead-free Alloy:
Surface finishing Ni/Au for all solder pads

Bottom View

Dimensions in mm



14.9. Debug of the CL865 in production

To test and debug the mounting of the CL865, we strongly recommend foreseeing test pads on the host PCB, in order to check the connection between the CL865 itself and the application and to test the performance of the module connecting it with an external computer. Depending by the customer application, these pads include, but are not limited to the following signals:


TXD
RXD
RESET*
GND
VBATT
VBATT_PA
TXD_AUX
RXD_AUX
PWRMON



15. Packing system

15.1. Packing on tray

The CL865 modules are packaged on trays of **40** pieces each. These trays can be used in SMT processes for pick & place handling.



15.2. Moisture sensibility

The level of moisture sensibility of the Product is “3” according with standard IPC/JEDEC J-STD-020, take care of all the relative requirements for using this kind of components.

Moreover, the customer has to take care of the following conditions:

- a) The shelf life of the Product inside of the dry bag must be 12 months from the bag seal date, when stored in a non-condensing atmospheric environment of $<40^{\circ}\text{C} / 90\% \text{ RH}$
- b) Environmental condition during the production: $\leq 30^{\circ}\text{C} / 60\% \text{ RH}$ according to IPC/JEDEC J-STD-033A paragraph 5
- c) The maximum time between the opening of the sealed bag and the reflow process must be 168 hours if condition b) “IPC/JEDEC J-STD-033A paragraph 5.2” is respected
- d) Baking is required if conditions b) or c) are not respected
- e) Baking is required if the humidity indicator inside the bag indicates 10% RH or more

16. Application Design Guide

16.5. Download and Debug Port

One of the following options should be chosen in the design of host system in order to download or upgrade the Telit’s software and debug CL865 when CL865 is already mounted on a host system.

CASE I:

Users who use both of UART and USB interfaces to communicate with CL865

- Must implement a download method in a host system for upgrading CL865 when it’s mounted.

CASE II:

Users who use USB interface only to communicate with CL865

- Must arrange UART port in a host system for debugging or upgrading CL865 when it’s mounted.

CASE III:

Users who use UART interface only to communicate with CL865

- Must arrange USB port in a host system for debugging or upgrading CL865 when it’s mounted.



18. Safety Recommendations

READ CAREFULLY

Be sure the use of this product is allowed in the country and in the environment required. The use of this product may be dangerous and has to be avoided in the following areas:

- Where it can interfere with other electronic devices in environments such as hospitals, airports, aircrafts, etc.
- Where there is risk of explosion such as gasoline stations, oil refineries, etc. It is the responsibility of the user to enforce the country's regulations and the specific environmental regulation.

Do not disassemble the product; any evidence of tampering will compromise the warranty validity. Follow the instructions of the hardware user guides for a correct wiring of the product. The product has to be supplied with a stabilized voltage source and the wiring has to conform to the security and fire prevention regulations. The product has to be handled with care, avoiding any contact with the pads because electrostatic discharges may damage the product itself.

The system integrator is responsible for the functioning of the final product; therefore, care has to be taken with the external components of the module as well as of any project or installation issue because of the risk of disturbing the CDMA network or external devices or having impact on security. Should there be any doubt, please refer to the technical documentation and the regulations in force. Every module has to be equipped with a proper antenna with specific characteristics. The antenna has to be installed with care in order to avoid any interference with other electronic devices and has to guarantee a minimum distance from the body (20 cm). In case this requirement cannot be satisfied, the system integrator has to assess the final product against SAR regulations.



